.Introduction
Embedded intellcclual property UP) cores are now increasingly used in large system-on-a-chip dcsigns. However. too 11~1iiy IP cores integnted in a chip pose major test clialleiigcs .Two problems tllat are beconling incrcasingly important are test data volume aiid testing power. I n ordcr to be able to rednce the lest dala volunie. researclicrs have suggested varions compression techniques coupled with bnildiiig on-clup decomprcssion circnits to deconiprcss the test data These eFTorts including some ne!\ codes sucli as Golonib code[.: 1. FDR code [4] .Altemaling Run-length code [5] . synunetric codc [6] and Kay code [7] .Mulation Encoding [ll] . The overriding goals in the design of comprssion tecluuqucs arc comprised of a superior compression ratio and miiutnal hardware overhead. Also. Since tliere is a significantly liiglier sivitclliiig sctivih during testing \\.hen compared to noniial runctional openlion. Special care niust be taken to ensure Ilia1 inaxininin power allo~vancc for tlie CUT can't be excccded. ,_,, c " n r < , . l )
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Co-optimization for Testing Power and Compression
In this section. we will develop two greedy optimization models to optinuze the test-data compression and the power dissipated in the CUT.
Olitimhe the testing power dissipated in the CUT
The power dissipation in CMOS circuit is doininated by the dyn;imic power dissipation that occurs at a node wlien it s\vitchcs from 0 to 1 or from 1 to O.Thus. \\heu a coniplete set of test vectors Howcver. directly usiug T f C to optimize isn't practicable because constructing the TTC-Gnpli need simulate the circuit to conipute tlie number of transitions on each cage .Another inain disadvantage of this method is that it needs tlic accurate gate net-list wIuc11 can3 be got Cor some hard cores .We find the Iuimuing distance reordering can help to reduce the TTC .It can't solve thc Model 1 completely .but our experiinents presented shorv it can siglufcantlv reduce tlic total power compared to the original test vectors and reduce the avenge power compared to the vectoB generated by Mintest with static compactioi~.
Optimize the test compression
The TIYO uscr-specified parainctcrs for this algoritlun are the iiiaxiiiiuiii lianiiiung distance (HDiirnx) of a vector pair and tlic iiiaxiiiiuiii backtracking deptli (dnm). The HD~wI is uscd lo invoke the backtracking procedure.
At one extreme. clioosing a very sinall HDmm ineam that the user prefers to a low total hamining distance(T(ID). but it will increase the iiiuiiber of backtracking and tlie prob:ibility of 110 result. TIUS in turti means tlic user \wits lo reduce the cxecuting time and gct :in acceptable TITD. Tlie r h n r is also decided by tlie tradeoff of tlic THD aiid tlic efficiency of our algoritlun .If re-ordering tiiiies excced tlie specified ni;ixitiiuiii backtracking time. we insist on tlic current son process io avoid inefficicncy of backtracking iii our algorithm.
A don't care bits dynamically specified procedure is also provided in the above algorithm. wluch can reduce tlie TWD significantly.
Experimental Results
Sonic expcriinents on tcst data compression and the powcr dissipated in tlie CUT are presented to Finally. we present tlie results on tlie power dissipated in the CUT in Table 3 for both combinational and full-scan sequential circuits nheo the complete test vectors is applicd. We assume that the circuits are free-delay. Tlie total transitions count(nC) activated in the circuit and total lianuiiiiig distance(THD) are given in Coluiiui 2 (before reordering ) and Column 3('dter reordering). ..
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